DE1-SoC IDE Verilog
Program Altera FPGA DE1-SoC in Verilog
Kembali ke makmal
LabsLand FPGA Community
Altera DE1-SoC
Learn Hardware design with FPGAs using DE1-SoC
- Makmal masa nyata
- Codeide
- Universiti dan kolej
Maklumat makmal
Learn Hardware design with FPGAs using Terasic DE1-SoC!
In this laboratory, you can learn how to program using two Hardware Design Languages: VHDL or Verilog, and test your code in a real Terasic DE1-SoC FPGA. The FPGA has a set of components already place, such as 10 red LEDs, 6 7-segment displays or multiple clocks. In addition, you will have access to 10 virtual switches and 4 virtual buttons that you can use in your design and that you will see when interacting with the real hardware. This way, you will be able to turn on and off the switches or press the buttons and see how your design behaves. The boards are located in different universities, as you will see when using each board.
In this laboratory, you do not need any software or hardware installed in your computer, tablet or phone.
Apa yang pelajar lakukan
Kendalikan peralatan sebenar dan buat kesimpulan berdasarkan pengukuran.
- Tahap yang disyorkan
- Universiti dan kolej
- Model akses biasa
- Makmal masa nyata, Codeide
- Berfungsi pada
- Pelayar web moden pada komputer sekolah, universiti dan rumah.
- Penggunaan pengajaran
- Sesuai untuk tugasan, demonstrasi, aktiviti berkaitan LMS dan kerja amali jarak jauh.
Video
Eksperimen yang tersedia
Gunakan makmal sebenar melalui pelayar web.
DE1-SoC IDE VHDL
Program Altera DE1-SoC DE1 in VHDL
DE1 IDE SystemVerilog
Program Altera FPGA DE1-SoC in SystemVerilog